“Design of a CMOS Integrated Circuit for an 8-to-3 Line Priority Encoder”, Cien., vol. 29, no. 2, pp. 1–14, Nov. 2025, doi: 10.46842/ipn.cien.v29n2a06.