“Design of a CMOS Integrated Circuit for an 8-to-3 Line Priority Encoder”. Científica, vol. 29, no. 2, Nov. 2025, pp. 1-14, https://doi.org/10.46842/ipn.cien.v29n2a06.