“Design of a CMOS Integrated Circuit for an 8-to-3 Line Priority Encoder”. Científica 29, no. 2 (November 25, 2025): 1–14. Accessed November 7, 2026. https://cientifica-ipn.com/index.php/esime/article/view/192.