Design of a CMOS Integrated Circuit for an 8-to-3 Line Priority Encoder. Cien. [Internet]. 2025 Nov. 25 [cited 2026 Nov. 7];29(2):1-14. Available from: https://cientifica-ipn.com/index.php/esime/article/view/192